Webinar Alert: Tensilica Announces The Five Pitfalls Of 4g Baseband Soc Design

< BACK TO INFORMATION TECHNOLOGY starstarstarstarstar   Science - Information Technology Press Release
21st October 2009, 03:18am - Views: 831





Science Information Technology Tensilica 1 image

Science Information Technology Tensilica 2 image







MEDIA RELEASE PR36644



Webinar Alert: Tensilica Announces The Five Pitfalls of 4G Baseband SOC Design


SANTA CLARA, Calif., Oct. 20 /PRNewswire-AsiaNet/ --


    Tensilica announces the following TechOnline Webinar:


    What:       The Five Pitfalls of 4G Baseband SOC Design Webinar


    When:       Tuesday, October 27, 2009 @ 11 am PT / 2 pm ET


    Where:



    How:        Live over the Internet -- Simply log on to the web at the 

                address above.


    For the first time in memory, the industry is converging on a single

wireless standard to cover all high data-rate cellular and wide-area-network

needs - LTE. The emerging LTE standard is complex, requires extraordinary

computation throughput and much better power efficiency than previous

wireless baseband PHY subsystems. Because of the complexity, designers are

taking many different approaches to chip design for LTE.


    This webinar explores five significant challenges faced by designers of

efficient digital basebands, including pitfalls in LTE's many modes,

excessive cost and power, the "million MIPS" hurdle of Turbo decoding, and

the dilemma of choosing the right communications among the LTE building

blocks. This webinar uses detailed examples from an end-to-end LTE PHY

baseband architecture to highlight the key dos and don'ts.


    If you are unable to participate during the live webcast, the event will

be archived at



    Tensilica is the recognized leader in customizable dataplane processors.

Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio,

video, imaging, and baseband signal processing) and embedded RISC processing

functions (security, networking, and deeply embedded control). The automated

design tools behind all of Tensilica's application-specific processor cores

enable rapid customization to meet specific data-plane performance targets.


    Tensilica's processors power top tier semiconductor companies, innovative

start-ups, and system OEMs for high-volume products including mobile phones,

consumer electronics devices (including portable media players, digital TV,

and broadband set top boxes), computers, and storage, networking and

communications equipment.


     SOURCE: Tensilica


    CONTACT: Paula Jones

             Tensilica

             +1-408-327-7343




Science Information Technology Tensilica 3 image


To view this and other AsiaNet releases please visit http://www.asianetnews.net






news articles logo NEWS ARTICLES
Contact News Articles |Remove this article